Bhaaskaran, V S K: search on Z-Library

The world's largest scientific articles store. 70,000,000+ articles for free.

Don't use scam websites

1

[IEEE 2011 3rd International Conference on Electronics Computer Technology (ICECT) - Kanyakumari, India (2011.04.8-2011.04.10)] 2011 3rd International Conference on Electronics Computer Technology - Implementation of Convolutional encoder and Viterbi decoder using Verilog HDL

Kavinilavu, V., Salivahanan, S., Bhaaskaran, V. S. Kanchana, Sakthikumaran, Samiappa, Brindha, B., Vinoth, C.

Year:

2011

Language:

english

File:

PDF, 738 KB

english, 2011

2

Low-Power High-Accuracy Fixed-Width Radix-8 Booth Multiplier Using Probabilistic Estimation Technique

Bhusare, Saroja S., Kanchana Bhaaskaran, V. S.

Journal:

Journal of Circuits System and Computers

Year:

2017

Language:

english

File:

PDF, 144 KB

english, 2017

3

[IEEE 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID) - Pune, India (2018.1.6-2018.1.10)] 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID) - Positive Feedback Symmetric Adiabatic Logic Against Differential Power Attack

P., Bhuvana B., Bhaaskaran, V. S. Kanchana

Year:

2018

Language:

english

File:

PDF, 759 KB

english, 2018

4

Hardware footprints of S-box in lightweight symmetric block ciphers for IoT and CPS information security systems

Prathiba, A., Kanchana Bhaaskaran, V.S.

Journal:

Integration, the VLSI Journal

Year:

2019

Language:

english

File:

PDF, 1.46 MB

english, 2019

5

Design of Manchester Carry Chain Adder using High speed Domino Logic

Das, P, Bhalerao, A L, Mane, A, A Angeline, A, Bhaaskaran, V S K

Journal:

IOP Conference Series Materials Science and Engineering

Year:

2019

File:

PDF, 1.25 MB

2019

6

Design impacts of delay invariant high-speed clock delayed dual keeper domino circuit

Angeline, A. Anita, Kanchana Bhaaskaran, V.S.

Journal:

IET Circuits Devices & Systems

Year:

2019

Language:

english

File:

PDF, 1.41 MB

english, 2019

7

[IEEE 2011 3rd International Conference on Electronics Computer Technology (ICECT) - Kanyakumari, India (2011.04.8-2011.04.10)] 2011 3rd International Conference on Electronics Computer Technology - A very fast and low power carry select adder circuit

Sakthikumaran, Samiappa, Salivahanan, S., Bhaaskaran, V. S. Kanchana, Kavinilavu, V., Brindha, B., Vinoth, C.

Year:

2011

Language:

english

File:

PDF, 306 KB

english, 2011

8

Self-gated resonant-clocked flip-flop optimised for power efficiency and signal integrity

Mysore Shivananda Murthy, Supreeth, Dominic Jawahar, Jennifer Judy, Vettuvanam Somasundaram, Kanchana Bhaaskaran

Journal:

IET Circuits Devices & Systems

Year:

2016

Language:

english

File:

PDF, 772 KB

english, 2016

9

Design and Implementation of 32-Bit High Valency Jackson Adders

Poornima, N., Bhaaskaran, V. S. Kanchana

Journal:

Journal of Circuits System and Computers

Year:

2017

Language:

english

File:

PDF, 408 KB

english, 2017

10

[Lecture Notes in Electrical Engineering] Frontiers in Electronic Technologies Volume 433 || Cyber Situational Awareness for CPS, 5G and IoT

Prabaharan, S.R.S, Thalmann, Nadia Magnenat, Kanchana Bhaaskaran, V. S

Year:

2017

Language:

english

File:

PDF, 483 KB

english, 2017

11

[Lecture Notes in Electrical Engineering] Frontiers in Electronic Technologies Volume 433 || Sensors and Actuators for HCI and VR: A Few Case Studies

Prabaharan, S.R.S, Thalmann, Nadia Magnenat, Kanchana Bhaaskaran, V. S

Year:

2017

Language:

english

File:

PDF, 935 KB

english, 2017

12

[IEEE 2017 International Conference on Nextgen Electronic Technologies: Silicon to Software (ICNETS2) - Chennai, India (2017.3.23-2017.3.25)] 2017 International Conference on Nextgen Electronic Technologies: Silicon to Software (ICNETS2) - Clock distribution network design for single phase energy recovery circuits

Yamini, Nunna, Sasipriya, P., Bhaaskaran, V S Kanchana

Year:

2017

Language:

english

File:

PDF, 305 KB

english, 2017

13

FPGA Implementation and Analysis of the Block Cipher Mode Architectures for the PRESENT Light Weight Encryption Algorithm

Prathiba, A., Kanchana Bhaaskaran, V. S.

Journal:

Indian Journal of Science and Technology

Year:

2016

Language:

english

File:

PDF, 553 KB

english, 2016

14

Design and Analysis of Clocked CMOS Differential Adiabatic Logic (CCDAL) for Low Power

Sasipriya, P., Bhaaskaran, V.S. Kanchana

Journal:

Journal of Low Power Electronics

Year:

2018

Language:

english

File:

PDF, 1.54 MB

english, 2018

15

Design and analysis of IPAL for ultra low power CRC architecture for applications in IoT based systems

Bhuvana, B.P., Kanchana Bhaaskaran, V.S.

Journal:

AEU - International Journal of Electronics and Communications

Year:

2019

Language:

english

File:

PDF, 1.02 MB

english, 2019

16

[IEEE 2011 3rd International Conference on Electronics Computer Technology (ICECT) - Kanyakumari, India (2011.04.8-2011.04.10)] 2011 3rd International Conference on Electronics Computer Technology - A novel low power and high speed Wallace tree multiplier for RISC processor

Vinoth, C., Bhaaskaran, V. S. Kanchana, Brindha, B., Sakthikumaran, S., Kavinilavu, V., Bhaskar, B., Kanagasabapathy, M., Sharath, B.

Year:

2011

Language:

english

File:

PDF, 322 KB

english, 2011

17

[IEEE 2011 International Conference on Recent Trends in Information Technology (ICRTIT) - Chennai, India (2011.06.3-2011.06.5)] 2011 International Conference on Recent Trends in Information Technology (ICRTIT) - 16-Bit RISC processor design for convolution application

Sakthikumaran, Samiappa, Salivahanan, S., Bhaaskaran, V. S. Kanchana

Year:

2011

Language:

english

File:

PDF, 264 KB

english, 2011

18

PRE-RESOLVE AND SENSE ADIABATIC LOGIC FOR 100 KHZ TO 500 MHZ FREQUENCY CLASSES

KANCHANA BHAASKARAN, V. S., RAINA, J. P.

Journal:

Journal of Circuits System and Computers

Year:

2012

Language:

english

File:

PDF, 1.30 MB

english, 2012

19

[IEEE 2014 Fifth International Conference on Signal and Image Processing (ICSIP) - Bangalore, India (2014.01.8-2014.01.10)] 2014 Fifth International Conference on Signal and Image Processing - Power-Delay Optimized 32 Bit Radix-4, Sparse-4 Prefix Adder

Poornima, N., Bhaaskaran, V.S. Kanchana

Year:

2014

Language:

english

File:

PDF, 416 KB

english, 2014

20

[IEEE 2011 International Conference on Process Automation, Control and Computing (PACC) - Coimbatore, Tamilnadu, India (2011.07.20-2011.07.22)] 2011 International Conference on Process Automation, Control and Computing - Evaluation of the Conventional vs. Ancient Computation Methodology for Energy Efficient Arithmetic Architecture

Jayaprakasan, V., Vijayakumar, S., Kanchana Bhaaskaran, V. S.

Year:

2011

Language:

english

File:

PDF, 419 KB

english, 2011

21

[IEEE 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) - Hyderabad, India (2006.01.3-2006.01.7)] 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) - Semi-custom design of adiabatic adder circuits

Kanchana Bhaaskaran, V.S., Salivahanan, S., Emmanuel, D.S.

Year:

2006

Language:

english

File:

PDF, 162 KB

english, 2006

22

[IEEE 2012 International Conference on Devices, Circuits and Systems (ICDCS 2012) - Coimbatore (2012.03.15-2012.03.16)] 2012 International Conference on Devices, Circuits and Systems (ICDCS) - Energy recovery clock gating scheme and negative edge triggering flip-flop for low power applications

Judy, D. Jennifer, Bhaaskaran, V. S. Kanchana

Year:

2012

Language:

english

File:

PDF, 481 KB

english, 2012

23

[IEEE 2011 International Conference on Recent Trends in Information Technology (ICRTIT) - Chennai, India (2011.06.3-2011.06.5)] 2011 International Conference on Recent Trends in Information Technology (ICRTIT) - A hybrid adiabatic parallel prefix addition scheme for low power

Bhaskar, B., Kanagasabapathy, M., Bhaaskaran, V. S. Kanchana

Year:

2011

Language:

english

File:

PDF, 305 KB

english, 2011

24

[IEEE 2010 International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom) - Kottayam, India (2010.10.16-2010.10.17)] 2010 International Conference on Advances in Recent Technologies in Communication and Computing - Asymmetrical Positive Feedback Adiabatic Logic for Low Power and Higher Frequency

Bhaaskaran, V.S. Kanchana

Year:

2010

Language:

english

File:

PDF, 609 KB

english, 2010

25

[IEEE 2014 International Conference on Communications and Signal Processing (ICCSP) - Melmaruvathur, India (2014.4.3-2014.4.5)] 2014 International Conference on Communication and Signal Processing - Low power energy recovery clock

Supreeth M.S.,, Judy, D. Jennifer, Sagar, Kore, Bhaaskaran, V.S. Kanchana

Year:

2014

Language:

english

File:

PDF, 1.58 MB

english, 2014

26

[IEEE 2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI) - Delhi, India (2014.9.24-2014.9.27)] 2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI) - Low power vedic multiplier using energy recovery logic

Sangani, Hardik, Modi, Tanay M., Kanchana Bhaaskaran, V.S.

Year:

2014

Language:

english

File:

PDF, 284 KB

english, 2014

27

[IEEE 2010 India International Conference on Power Electronics (IICPE) - New Delhi, India (2011.01.28-2011.01.30)] India International Conference on Power Electronics 2010 (IICPE2010) - Energy recovery performance of quasi-adiabatic circuits using lower technology nodes

Bhaaskaran, V. S. Kanchana

Year:

2011

Language:

english

File:

PDF, 518 KB

english, 2011

28

[IEEE 2013 IEEE International Conference on Smart Structures and Systems (ICSSS) - Chennai (2013.3.28-2013.3.29)] INTERNATIONAL CONFERENCE ON SMART STRUCTURES AND SYSTEMS - ICSSS'13 - An energy recovery logic level countermeasure for power analysis attacks on AES

Mohana, P., Srinivasan, R., Kanchana Bhaaskaran, V. S.

Year:

2013

Language:

english

File:

PDF, 1.04 MB

english, 2013

29

[IEEE 2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI) - Delhi, India (2014.9.24-2014.9.27)] 2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI) - Low power divider using vedic mathematics

Kishor, Dalal Rutwik, Bhaaskaran, V.S. Kanchana

Year:

2014

Language:

english

File:

PDF, 214 KB

english, 2014

30

[IEEE 2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI) - Delhi, India (2014.9.24-2014.9.27)] 2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI) - Design and analysis of program counter using finite state machine and incrementer based logic

Divya, M, Belgudri, Ritesh, Bhaaskaran, V S Kanchana

Year:

2014

Language:

english

File:

PDF, 194 KB

english, 2014

31

TWO-PHASE SINUSOIDAL POWER-CLOCKED QUASI-ADIABATIC LOGIC CIRCUITS

KANCHANA BHAASKARAN, V. S., RAINA, J. P.

Journal:

Journal of Circuits System and Computers

Year:

2010

Language:

english

File:

PDF, 2.70 MB

english, 2010

32

[IEEE 2015 2nd International Conference on Electronics and Communication Systems (ICECS) - Coimbatore, India (2015.2.26-2015.2.27)] 2015 2nd International Conference on Electronics and Communication Systems (ICECS) - Modified constant delay logic

Rao, K Vishnuvardhan, Angeline, A. Anita, Bhaaskaran, V. S. Kanchana

Year:

2015

Language:

english

File:

PDF, 515 KB

english, 2015

33

[IEEE 2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI) - Kochi, India (2015.8.10-2015.8.13)] 2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI) - Gating techniques for 6T SRAM cell using different modes of FinFET

Anandani, Deeksha, Kumar, Anurag, Bhaaskaran, V S Kanchana

Year:

2015

Language:

english

File:

PDF, 358 KB

english, 2015

34

Low Power, High Speed and Area Efficient Binary Count Multiplier

Dattatraya, Kore Sagar, Appasaheb, Belgudri Ritesh, Khaladkar, Ramdas Bhanudas, Bhaaskaran, V. S. Kanchana

Journal:

Journal of Circuits System and Computers

Year:

2015

Language:

english

File:

PDF, 337 KB

english, 2015

35

Area Efficient Hybrid Parallel Prefix Adders

Poornima, N., Bhaaskaran, V. S. Kanchana

Journal:

Procedia Materials Science

Year:

2015

Language:

english

File:

PDF, 660 KB

english, 2015

36

[IEEE 2015 Eighth International Conference on Contemporary Computing (IC3) - Noida, India (2015.8.20-2015.8.22)] 2015 Eighth International Conference on Contemporary Computing (IC3) - Two phase sinusoidal power clocked quasi-static adiabatic logic families

Sasipriya, P., Bhaaskaran, V.S. Kanchana

Year:

2015

Language:

english

File:

PDF, 709 KB

english, 2015

37

[IEEE 2011 3rd International Conference on Electronics Computer Technology (ICECT) - Kanyakumari, India (2011.04.8-2011.04.10)] 2011 3rd International Conference on Electronics Computer Technology - Optimization of sense amplifier energy recovery flip-flop

Brindha, B., Bhaaskaran, V. S. Kanchana, Vinoth, C., Kavinilavu, V., Sakthikumaran, Samiappa

Year:

2011

Language:

english

File:

PDF, 253 KB

english, 2011

38

Fixed-Width Multiplier with Simple Compensation Bias

Bhusare, Saroja S., Bhaaskaran, V. S. Kanchana

Journal:

Procedia Materials Science

Year:

2015

Language:

english

File:

PDF, 387 KB

english, 2015

39

[IEEE 2016 3rd International Conference on Devices, Circuits and Systems (ICDCS) - Coimbatore, India (2016.3.3-2016.3.5)] 2016 3rd International Conference on Devices, Circuits and Systems (ICDCS) - Dual threshold HSCD domino adder structures

Vasant, Shelar Aniket, Angeline, A. Anita, Bhaaskaran, V. S. Kanchana

Year:

2016

Language:

english

File:

PDF, 274 KB

english, 2016

40

[Lecture Notes in Electrical Engineering] Frontiers in Electronic Technologies Volume 433 ||

Prabaharan, S.R.S, Thalmann, Nadia Magnenat, Kanchana Bhaaskaran, V. S

Year:

2017

Language:

english

File:

PDF, 5.62 MB

english, 2017

41

[Lecture Notes in Electrical Engineering] Frontiers in Electronic Technologies Volume 433 || Radio-Frequency Integrated Circuit Design

Prabaharan, S.R.S, Thalmann, Nadia Magnenat, Kanchana Bhaaskaran, V. S

Year:

2017

Language:

english

File:

PDF, 541 KB

english, 2017

42

[Lecture Notes in Electrical Engineering] Frontiers in Electronic Technologies Volume 433 || Metamaterial-Based Planar Antennas

Prabaharan, S.R.S, Thalmann, Nadia Magnenat, Kanchana Bhaaskaran, V. S

Year:

2017

Language:

english

File:

PDF, 301 KB

english, 2017

43

[Lecture Notes in Electrical Engineering] Frontiers in Electronic Technologies Volume 433 || Data-Driven Analysis of Collections of Big Datasets by the Bi-CoPaM Method Yields Field-Specific Novel Insights

Prabaharan, S.R.S, Thalmann, Nadia Magnenat, Kanchana Bhaaskaran, V. S

Year:

2017

Language:

english

File:

PDF, 1015 KB

english, 2017

44

[Lecture Notes in Electrical Engineering] Frontiers in Electronic Technologies Volume 433 || An Overview on Memristor-Based Non-volatile LUT of an FPGA

Prabaharan, S.R.S, Thalmann, Nadia Magnenat, Kanchana Bhaaskaran, V. S

Year:

2017

Language:

english

File:

PDF, 484 KB

english, 2017

45

[Lecture Notes in Electrical Engineering] Frontiers in Electronic Technologies Volume 433 || Frequency Conversion Layers for Si Solar Cell Efficiency Improvement

Prabaharan, S.R.S, Thalmann, Nadia Magnenat, Kanchana Bhaaskaran, V. S

Year:

2017

Language:

english

File:

PDF, 202 KB

english, 2017

46

[Lecture Notes in Electrical Engineering] Frontiers in Electronic Technologies Volume 433 || Design and Fabrication of 320 × 256 Focal-Plane Array Using Strain-Coupled Quaternary Capped InAs/GaAs Quantum Dots Infrared Photo-Detectors for Thermal Imaging

Prabaharan, S.R.S, Thalmann, Nadia Magnenat, Kanchana Bhaaskaran, V. S

Year:

2017

Language:

english

File:

PDF, 344 KB

english, 2017

47

[Lecture Notes in Electrical Engineering] Frontiers in Electronic Technologies Volume 433 || Nadine: A Social Robot that Can Localize Objects and Grasp Them in a Human Way

Prabaharan, S.R.S, Thalmann, Nadia Magnenat, Kanchana Bhaaskaran, V. S

Year:

2017

Language:

english

File:

PDF, 1.02 MB

english, 2017

48

[Lecture Notes in Electrical Engineering] Frontiers in Electronic Technologies Volume 433 || Do You Mean What You Say? Recognizing Emotions in Spontaneous Speech

Prabaharan, S.R.S, Thalmann, Nadia Magnenat, Kanchana Bhaaskaran, V. S

Year:

2017

Language:

english

File:

PDF, 242 KB

english, 2017

49

[IEEE 2016 Online International Conference on Green Engineering and Technologies (IC-GET) - Coimbatore, India (2016.11.19-2016.11.19)] 2016 Online International Conference on Green Engineering and Technologies (IC-GET) - Design of reversible adders using a novel reversible BKG gate

Bhuvana B P,, Kanchana Bhaaskaran V S,

Year:

2016

Language:

english

File:

PDF, 12.69 MB

english, 2016

50

[IEEE 2016 International Conference on Micro-Electronics and Telecommunication Engineering (ICMETE) - GHAZIABAD, India (2016.9.22-2016.9.23)] 2016 International Conference on Micro-Electronics and Telecommunication Engineering (ICMETE) - Standard Cell Characterization for Reversible Logic

Bhuvana, B. P., Manohar, B. R., Bhaaskaran, V. S. Kanchana

Year:

2016

Language:

english

File:

PDF, 319 KB

english, 2016